

1 **VARIABLE FREQUENCY DECODING APPARATUS FOR**
2 **EFFICIENT POWER MANAGEMENT IN A PORTABLE AUDIO**
3 **DEVICE**

4 BACKGROUND OF THE INVENTION

5 1. Field of the Invention

6 The present invention is related to a variable frequency decoding
7 apparatus for efficient power management in a portable audio device, or more
8 particularly to the application of an audio and speech compression technique to
9 decode audio compressed data with variable sampling frequency for reduced
10 power usage.

11 2. Description of Related Art

12 Conventional portable audio devices, such as CD players or digital voice
13 recorders, use one or more decoders to decode audio compressed data coded in
14 MPEG audio Layer 3 (MP3), Windows Media Audio Code (WMA), or
15 Algebraic Code Excited Linear Prediction (ACELP) format. The structure of the
16 above variable frequency decoding apparatus, as shown in Fig. 3, generally
17 consists of a decoder (70), an audio signal processor (DSP) (71), and a clock
18 generation unit (80).

19 The decoder (70), in compliance with MP3 and WMA specifications, is
20 used for decoding the input audio compressed data to restore to the original pulse
21 code modulation (PCM) signals for output through an output buffer.

22 The audio signal processor (DSP) (71) is installed between the above
23 decoder (70) and the speaker or earphone to process the decoded PCM signals,
24 which are then output to a speaker through an output buffer.

1 The clock generation unit (80) consists of a microprocessor (81) and a
2 clock circuit (82).

3 The microprocessor (81) receives audio information such as the bit rate
4 and the sampling frequency embedded in the input audio compressed data when
5 these data are input to the decoder (70). This information is used at the system
6 initialization for setting up the sys clock (system clock). The microprocessor (81)
7 then sends out a parameter to the clock circuit (82), which then synchronizes
8 with the output (PLLCLK) of a phase-lock loop to generate the required sys
9 clock with a predetermined frequency. The stream of clock signals is passed to
10 the input (DSPCLK) of the decoder (70), basing on which the decoder (70)
11 decodes the input audio compressed data and restores them to the original PCM
12 code format.

13 In conventional audio signal decoding apparatus, the sys clock, provided
14 by the microprocessor (81) in the clock generation unit (80), is set at the system
15 initialization. However, if the input audio compressed data are coded with
16 variable bit rate (VBR), then the operation clock has to be adjusted to carry a
17 frequency higher than the average VBR, because the decoded data frames would
18 otherwise experience some output delay. The conventional variable frequency
19 decoding apparatus therefore has to use over-spec frequency clock signals for
20 normal decoding, thus resulting in unnecessary power consumption. For MP3
21 coded audio compressed data basing on a sampling rate of 44.1 kilo hertz (KHz)
22 and a bit rate of 64 kilo bit per second (KBPS), it should not consume more
23 power than one basing on 44.1 KHz sampling rate and 128 KBPS bit rate.

24 For the manufacturers of portable audio devices, smart power

1 management is a low cost option that can be readily applied to extend the
2 operation time of the portable audio devices. In view of the current practice of a
3 variety of sampling frequencies, the input audio compressed data should be
4 categorized into different classes in order to economize on the internal power
5 usage, as the clock circuit is a major power use in the system.

6 To realize the power saving scheme, the device needs the capability to
7 extract the audio information embedded in the audio compressed data, such as
8 the bit rate and the sampling frequency, when the audio compressed data is
9 received by the decoder. Also, the device should be able to select an appropriate
10 clock frequency for decoding the input audio compressed data for optimal
11 performance. The variable frequency decoding technique can help extend the
12 operation time of portable audio devices by reducing the operation clock rate of
13 the audio device, which has been a major power user in the audio device, thus
14 cutting down unnecessary power consumption as compared with the
15 conventional way of using a fixed sys clock.

16 SUMMARY OF THE INVENTION

17 The main objective of the present invention is to provide a variable
18 frequency decoding apparatus that is capable of using variable frequency sys
19 clock and variable bit rate (VBR) to match the audio compressed data format for
20 decoding and restoring to the PCM signals. Such application of variable bit rate
21 (VBR) can help extend the operation time of the portable audio devices by
22 reducing the frequency of operation clock, which is the main power user in an
23 audio device, thus preventing unnecessary power consumption.

24 To this end, the variable frequency decoding apparatus, in accordance

1 with the present invention, includes at least one decoder and a clock generator
2 for the generation of system clock used by the decoder.

3 In actual operation, the decoder simultaneously provides the
4 decompressed audio information such as bit rate and the sampling frequency of
5 the data frame embedded in the audio compressed data to the clock generator,
6 when the decoder receives the input audio compressed data. The clock generator
7 then simultaneously adjusts the sys clock basing on the most recent bit rate and
8 the sampling frequency received from the decoder. It should be noted that the sys
9 clock required by the decoder can be tuned to match the bit rate and the sampling
10 frequency of the input audio compressed data frame-by-frame for optimal
11 performance, thus obviating the problem of output delay and unnecessary power
12 consumption due to the use of a fixed sys clock.

13 The structure of the above mentioned clock generator includes a look-up
14 table and a clock circuit.

15 The look-up table contains a list of predetermined frequencies that
16 correspond to the different bit rates and sampling frequencies used in encoding
17 the audio compressed data, such that an appropriate sys clock can be
18 simultaneously provided to the decoder to match the input format of audio
19 compressed data.

20 The clock circuit is used to generate the required sys clock basing on the
21 predetermined frequency selected from the look-up table, which is then provided
22 to the decoder for signal processing.

23 According to the present invention, the clock circuit in the above
24 mentioned clock generator may produce two different operation clock outputs,

1 respectively represented by a first clock and a second clock for improved
2 switching efficiency. The operation clock is controlled by a switching circuit
3 which is connected to the sys clock input of the decoder, through which an
4 appropriate sys clock can be selected from between the first and second clock for
5 giving the optimal performance of the decoder.

6 According to the present invention, the above switching circuit is
7 capable of preventing electromagnetic interference in the form of glitches.

8 According to the present invention, the above look-up table may be
9 embedded in a microprocessor.

10 Other objectives, advantages and novel features of the invention will
11 become more apparent from the following detailed description when taken in
12 conjunction with the accompanying drawings.

13 BRIEF DESCRIPTION OF THE DRAWINGS

14 Fig. 1 is a system block diagram for the first preferred embodiment of
15 the invention;

16 Fig. 2 is a system block diagram for the second preferred embodiment of
17 the invention; and

18 Fig. 3 is a system block diagram for a conventional variable frequency
19 decoding apparatus.

20 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

21 The present invention can be implemented through two preferred
22 embodiments with slightly different structures. These two preferred
23 embodiments will now be described with reference to the accompanying
24 drawings.

1 In Fig. 1, the structure of the first preferred embodiment includes a
2 decoder (10), a clock generator (20), and an audio signal processor (DSP) (11).

3 The decoder (10) , complying with MP3 or WMA specifications, is used
4 for decoding the audio compressed data format and restoring the compressed
5 data to the original PCM signals, which are then passed through a buffer to the
6 audio signal processor (DSP) (11) en route to a speaker or earphone.

7 A clock generator (20), containing a look-up table (21) and a clock
8 circuit (22), is used to generate the required sys clock for the decoder (10)
9 operation, wherein the look-up table (21) is built in with a list of predetermined
10 frequencies to correspond to different bit rates and sampling frequencies used in
11 encoding the audio compressed data, and the look-up table (21) may be
12 embedded in a microprocessor, as in the present example. The above clock
13 circuit (22) then selects a predetermined frequency for generation of the required
14 sys clock basing on the information from the look-up table (21), which is then
15 passed to the decoder (10).

16 The sequence of operation is now explained in accordance with the
17 present invention. When a bit stream representing audio compressed data is
18 received by the decoder (10), the decoder (10) simultaneously passes the
19 decompressed audio information such as the bit rate and the sampling frequency
20 of the data frame embedded in the audio compressed data to the clock generator
21 (20). Then, the clock generator (20) adjusts to an appropriate operation clock to
22 match the audio compressed data, and generates the required sys clock and
23 passes it to the decoder (10) for decoding the audio compressed data.

24 Since the above mentioned variable frequency decoding apparatus can

1 simultaneously adjust the sys clock basing on the decompressed audio
2 information such as bit rate and the sampling frequency frame-by-frame in the
3 data decoding processing for achieving optimal performance. Thus the present
4 invention can obviate the previous problem of output delay and unnecessary
5 power consumption due to use of a fixed sys clock with excessively high
6 operation frequency.

7 In Fig. 2, another preferred embodiment is shown with a slightly
8 modified system structure, that is the clock circuit (22) of the clock generator (20)
9 has two outputs, represented by a first clock (221) and a second clock (222), and
10 that a switching circuit (23) is installed between the sys clock input to the
11 decoder (10) and the first and second clock (221)/ (222) output. The switching
12 circuit (23) is designed to be able to prevent electromagnetic interference in the
13 form of glitches, by which the sys clock output to the decoder (10) is switched
14 between the first clock (221) and the second clock (222) for improved efficiency.

15 The dynamic adjustment of sys clock in accordance with the currently
16 decoded audio information such as bit rate and sampling frequency of the data
17 frame allows the decoder in a portable audio device to give stable performance
18 and realize efficient power management.

19 It is to be understood, however, that even though numerous
20 characteristics and advantages of the present invention have been set forth in the
21 foregoing description, together with details of the structure and function of the
22 invention, the disclosure is illustrative only, and changes may be made in detail,
23 especially in matters of shape, size, and arrangement of parts within the
24 principles of the invention to the full extent indicated by the broad general

- 1 meaning of the terms in which the appended claims are expressed.